

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/516,713	12/01/2004	Wolfgang Schnitt	DE02 0137 US	6751
24738 7:	590 10/11/2006		EXAMINER	
	ECTRONICS NORTH A	LIU, BENJAMIN T		
INTELLECTUAL PROPERTY & STANDARDS 1109 MCKAY DRIVE, M/S-41SJ		ART UNIT	PAPER NUMBER	
SAN JOSE, C.		2826		
			DATE MAILED: 10/11/2000	5

Please find below and/or attached an Office communication concerning this application or proceeding.

	Applica	ation No.	Applicant(s)			
	10/516	5,713	SCHNITT ET AL.			
Office Action Summary		ner	Art Unit			
		nin T. Liu	2826			
The MAILING DATE of this com Period for Reply	munication appears on	the cover sheet with the c	correspondence ad	dress		
A SHORTENED STATUTORY PERIOD WHICHEVER IS LONGER, FROM THE Extensions of time may be available under the provafter SIX (6) MONTHS from the mailing date of this If NO period for reply is specified above, the maximer Failure to reply within the set or extended period for Any reply received by the Office later than three more armed patent term adjustment. See 37 CFR 1.704	HE MAILING DATE OF risions of 37 CFR 1.136(a). In no communication. hum statutory period will apply and r reply will, by statute, cause the conths after the mailing date of this	THIS COMMUNICATION of event, however, may a reply be timed will expire SIX (6) MONTHS from application to become ABANDONE	N. nely filed the mailing date of this co D (35 U.S.C. § 133).			
Status						
1) Responsive to communication(s	s) filed on <u>20 July 2006</u> .					
 2a)	•					
3)☐ Since this application is in cond	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ Claim(s) <u>1-10</u> is/are pending in the application.						
· · · · · · · · · · · · · · · · · · ·	4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.	-	<i>t</i> :	sulton	C2		
6)⊠ Claim(s) <u>1-10</u> is/are rejected.			-			
7) Claim(s) is/are objected			Minhloan Tra			
8) Claim(s) are subject to re	estriction and/or election	n requirement.	Primary Exam Art Unit 282			
Application Papers			AIL OIIIL 2020	U		
9) The specification is objected to I	ov the Everniner					
<i>'</i> — •	•	h)□ objected to by the	Examiner			
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)☐ The oath or declaration is object						
Priority under 35 U.S.C. § 119			•			
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a)⊠ All b)□ Some * c)□ None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the Inter			eu iii tiiis Nationai	Stage		
* See the attached detailed Office			ed			
dee the attached detailed office		oranica depide necresori	- u .			
Attachment(s)		_				
1) Notice of References Cited (PTO-892)	· (DTO 040)	4) Interview Summary Paper No(s)/Mail D				
Notice of Draftsperson's Patent Drawing Rev Information Disclosure Statement(s) (PTO/SI Paper No(s)/Mail Date		5) Notice of Informal I				

Application/Control Number: 10/516,713

Art Unit: 2826

DETAILED ACTION

Response to Arguments

1. Applicant's arguments filed 1-10 have been fully considered but they are not persuasive.

With regard to claims 1 and 7, Applicant argues on page 5 that "Adan, " ... relates to a metal oxide semiconductor thin film transistor (MOS thin film transistor)" however, figures 1 of Adan teaches all the structure in the language of claim 1 and 7 as stated below in the rejections. Therefore claims 1 and 7 are rejected.

Claim Rejections - 35 USC § 102(b)

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-10 are rejected under 35 U.S.C 102(b) as being anticipated by Adan (5,198,379).

With regard to claim 1, figure 3 of Adan discloses a semiconductor-on-insulator (SOI) device, comprising: at least one isolating layer 1 made of a dielectric material; at least one silicon substrate 1A arranged on said isolating layer 1; at least one component (S, 3A, D) integrated in the silicon substrate 1A, which component (S, 3A, D) has at least one slightly doped zone 3A laterally situated between a first highly doped zone S

Application/Control Number: 10/516,713

Art Unit: 2826

and a second highly doped zone D; as well as at least a first, planar, metallization region 6A arranged between the isolating layer 1 and the component (S, 3A, D), between the isolating layer 1 and the slightly doped zone 3A of the component (S, 3A, D), characterized in that at least a second, in particular planar, metallization region 6B is arranged on the side of the silicon substrate 1A facing away from the isolating layer 1, in the area of the component (S, 3A, D), in the area of the slightly doped zone 3A of the component (S, 3A, D).




Figure 1: semiconductor device with first passivation layer 2A and silicon substrate 1A

With regard to claim 2, figure 3 of Adan discloses a semiconductor device, characterized in that the silicon substrate 1A comprising the component (S, 3A, D) is fixed onto the isolating layer 1 with at least one fixing medium 2, with an adhesive layer.

With regard to claim 3, figure 3 of Adan discloses a semiconductor device, characterized in that the first highly doped zone S, the slightly doped zone 3A and the second highly doped zone D form at least one bipolar pnp transistor in the component;

Application/Control Number: 10/516,713

Art Unit: 2826

and the slightly doped zone 3A of the component (S, 3A, D) forms the n-doped region 3A of the pnp transistor. (Note lines 13-16 in column 4 of Adan)

With regard to claim 4, figure 3 of Adan discloses a semiconductor device, characterized in that the first metallization region 6A is embedded in at least a first, oxide-based, passivation layer 2.

With regard to claim 5, figure 3 of Adan discloses a semiconductor device, characterized in that on the side of the component (S, 3A, D) facing the isolating layer 2, at least one oxide layer 4A borders on at least the component (S, 3A, D) or on the first passivation layer 2A.

With regard to claim 6, figure 3 of Adan discloses a semiconductor device, characterized in that between the component (S, 3A, D) and the second metallization region 6B at least a second, oxide-based passivation layer 4B, is arranged.

With regard to claim 7, figure 3 of Adan discloses a method of manufacturing at least one semiconductor device, in particular, wherein: at least one isolating layer 1 made of a dielectric material is provided with at least one silicon substrate 1A using, adhesive means; at least one component (S, 3A, D) having, at least one slightly doped zone 3A laterally situated between a first highly doped zone S and a second highly doped zone D, integrated in the silicon substrate 1A; and at least a first planar metallization region 6A is arranged between the isolating layer 1 and the slightly doped zone 3A of the component (S, 3A, D), characterized in that at least a second planar metallization region 6B is provided on the side of the silicon substrate 1A facing away

Art Unit: 2826

from the isolating layer a, in the area of the slightly doped zone 3A of the component (S, 3A, D).

With regard to claim 8, figure 3 of Adan discloses a method, characterized in that the first metallization region 6A is embedded in at least a first, oxide-based passivation layer 2A.

With regard to claim 9, figure 3 of Adan discloses a method, characterized in that at least a second buried oxide-based passivation layer 4B is arranged between the component (S, 3A, D) and the second metallization region 6B.

With regard to claim 10, figure 3 of Adan discloses an application of at least a first, planar, metallization region 6A as well as at least a second, planar, metallization region 6B to electrically shield, on both sides, at least a component (S, 3A, D) incorporated in the silicon substrate 1A of a SOI device, to electrically shield, on both sides, at least a slightly doped zone 3A of the component (S, 3A, D).

Conclusion

3. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not

Application/Control Number: 10/516,713 Page 6

Art Unit: 2826

mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Benjamin T. Liu whose telephone number is (571) 272-6009. The examiner can normally be reached on Mon-Fri 9:30 AM-6:00AM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on 571 272 1915. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

BTL 9/21/2006